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(57) ABSTRACT 
A hybrid detector or imager includes two substrates fabri- 
cated under incompatible processes. An array of detectors, 
such as charged-coupled devices, are formed on the first 
substrate using a CCD fabrication process, such as a buried 
channel or peristaltic process. One or more charge- 
converting amplifiers are formed on a second substrate using 
a CMOS fabrication process. The two substrates are then 
bonded together to form a hybrid detector. 
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FABRICATING A HYBRID IMAGING 
DEVICE 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This is is a divisional of U.S. application Ser. No. 091437, 
328, filed Nov. 9, 1999 now U.S. Pat. No. 6,303,923, which 
claims the benefit of U.S. Provisional Application 601112, 
880, filed Dec. 18, 1998. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
TECHNOLOGICAL FIELD 
This application relates to fabricating a device for use in 
detecting or imaging electromagnetic radiation, such as 
photons of light. 
BACKGROUND 
Many scientific endeavors, especially space exploration 
and astronomical measurement applications, require highly 
sensitive electromagnetic radiation detectors, such as photon 
detectors. Charge-coupled detectors (CCDs) provide high 
quantum efficiency, broad spectral response, low readout 
noise, and high resolution. Therefore, CCD devices have 
been used extensively in scientific applications. 
To be effective for most scientific applications, CCD 
devices must exhibit nearly perfect charge-transfer effi- 
ciency. Therefore, CCD devices are fabricated using spe- 
cialized processes, such as the buried channel and peristaltic 
fabrication processes, which leave little, if any, imperfec- 
tions in the semiconductor materials from which the CCD 
devices are formed. The CCD devices produced by these 
processes are generally characterized by high power con- 
sumption. 
Other imaging devices, such as charge injection devices 
(CIDs) and active pixel sensors (APSs),  are formed using 
conventional complementary metal-oxide semiconductor 
(CMOS) processes. CMOS devices typically exhibit much 
lower power consumption than CCD devices. Moreover, 
CMOS fabrication processes allow other imaging 
components, such as signal-processing circuitry, to be 
formed on the detector chip. As a result, CMOS imagers are 
preferred over CCDs in some scientific applications. The use 
of CMOS imagers has been limited, however, by character- 
istically low quantum efficiencies and high levels of fixed 
pattern noise in captured images. 
In general, the fabrication processes used to produce CCD 
and CMOS imagers are incompatible. Conventional CMOS 
fabrication processes occur, at least in part, at temperatures 
that produce imperfections in the underlying semiconductor 
materials. While generally acceptable in CMOS devices, 
these imperfections typically reduce the efficiency of CCD 
devices to unacceptable levels. 
SUMMARY 
The techniques described here combine benefits of CCD 
and CMOS devices without integrating CCD and CMOS 
fabrication process technologies. The resulting detectors and 
imagers exhibit the performance benefits of CCD devices, 
2 
including high quantum efficiency, high fill factor, broad 
spectral response, and very low noise levels, as well as the 
low power consumption and ease of component integration 
associated with CMOS devices. 
Because the CCD and CMOS portions of an imaging 
device are manufactured in separate processes using sepa- 
rate substrates, the CCD and CMOS portions can be tuned 
separately for optimum noise performance. Moreover, fab- 
ricating the CCD and CMOS components from separate 
10 substrates allows the use of backside thinning and illumi- 
nation techniques, as well as backside passivation tech- 
niques such as delta doping. 
In some aspects, the invention features techniques for 
fabricating a radiation detector, such as an imaging device. 
An array of detectors, such as charged-coupled devices, are 
formed on a first substrate using a CCD fabrication process, 
such as a buried channel or peristaltic process. One or more 
charge-converting amplifiers are formed on a second 
substrate, typically using a CMOS fabrication process. The 
2o two substrates are then bonded together to form a hybrid 
detector. 
Other embodiments and advantages will become apparent 
from the following description and from the claims. 
5 
DESCRIPTION OF THE DRAWINGS 25 
FIG. 1 is a perspective view of a hybrid radiation imaging 
chip that includes both CCD and CMOS components. 
FIG. 2 is a schematic diagram of a hybrid radiation 
30 imaging chip that includes both CCD and CMOS compo- 
nents. 
FIG. 3 is a flow chart of a process for fabricating a hybrid 
radiation imaging chip using both CCD and CMOS pro- 
cesses. 
FIG. 4 is a schematic diagram of another hybrid radiation 
imaging chip that includes both CCD and CMOS compo- 
nents. 
FIG. 5 is a flow chart of a process for calibrating a hybrid 
35 
4o imaging chip. 
DETAILED DESCRIPTION 
FIG. 1 shows a perspective view of a hybrid CCD-CMOS 
imaging chip 100. The imaging chip includes a substrate 102 
45 that has a CCD array 104 formed on one surface by a 
conventional CCD fabrication process, such as a buried 
channel or peristaltic process. A conventional CCD device 
includes a buried-channel amplifier in the CCD substrate 
that converts charge collected in the CCD array into voltage- 
mode signals. The CCD portion of the hybrid chip 100 does 
not include such an amplifier. 
A CMOS-based gain stage is formed on another substrate 
106 by a conventional CMOS fabrication process. This gain 
stage replaces the buried-channel amplifier normally formed 
5s on a CCD chip. As described below, the two substrates 102, 
106 are bonded together after the CCD and CMOS circuits 
are formed. This eliminates any need to integrate the CCD 
and CMOS fabrication processes together. In many 
implementations, signal processing electronics can be 
60 formed on the CMOS substrate 106 to provide full imaging 
capability on the hybrid chip 100. 
FIG. 2 shows a block diagram of the hybrid imaging chip 
100. The CCD substrate 102 includes individual detector 
elements 115A-L, or “pixels,” arranged as a CCD array 104. 
65 As in a conventional CCD imaging device, the array 104 
includes one or more lines 11OA-D (rows or columns) of 
CCDs coupled to a high-speed serial register 112. Upon 
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exposure to electromagnetic radiation, the pixels 115A-L the usual high-speed serial register. The non-destructive 
collect charge in capacitively coupled potential wells formed sense nodes 152A-D are typically formed on the CCD 
in a semiconductor layer, such as an epitaxial silicon layer. substrate 155 and operate as described below. 
Optically transparent control gates formed on the image area The imaging chip 150 includes CMOS charge-mode 
hold the collected charge in the potential wells. The pixels 5 amplifiers 158A-D formed on the CMOS substrate 165. 
115A-L transfer the collected charge along the lines Each is coupled to one of the non-destructive sense nodes 
11OA-D to the high-speed serial register 112 in response to 1 5 2 ~ ~ ~ .  Each of the amplifiers 158A-D also is coupled to 
a series of pulses applied to the control gates. a corresponding averaging circuit 160A-D. In many 
The high-speed serial register 112 on the CCD substrate implementations, a double-sampling circuit 164A-D is 
102 is coupled to a CMOS charge-mode amplifier 114 10 formed between each pair of amplifiers 158A-D and aver- 
formed on the CMOS substrate 106. In one implementation, aging circuits 160A-D. 
the charge-mode amplifier 114 is an operational amplifier A high-speed CMOS multiplexer 162 receives voltage- 
configured as a charge integrator. This amplifier 114 can mode signals from the averaging circuits 16OA-D and 
lower the noise during charge collection. Because the delivers a single signal to an analog-to-digital converter 
CMOS charge-mode amplifier 114 is not formed on the (ADC) 166. The ADC 166 digitizes the signal and delivers 
substrate 102 on which the imaging array 104 is formed, the it to a digital signal processor (DSP) 168. A look-up table 
amplifier 114 is not subject to size constraints. As a result, 174 is stored in a storage device, such as a writable read-only 
the amplifier 114 can include components that are sized to memory (ROM) device, for use by the DSP 168, as 
yield optimum lif and thermal noise performance. Thus, the described below. 
amplifier 114 can outperform amplifiers found in conven- 20 A timing and control circuit 170 on the CMOS substrate 
tied CMOS imaging devices, such as CID and APs 165 delivers control signals to the CCD array 156, the 
devices. Because the amplifier 114 is a CMOS device, it also non-destructive nodes 1 5 2 ~ ~ 1 3 ,  the averaging circuits 
C O I I W ~ ~ S  very little Power, typically an order of magnitude 160A-D, and the CMOS multiplexer 162. Optional bonding 
less than conventional CCD amplifiers. pads 172A-J are formed on the CCD and CMOS substrates 
In some implementations, the CMOS substrate 106 also 25 155,165 to allow mechanical and electrical interconnection 
includes CMOS signal processing circuitry, such as a between the substrates. 
double-sampling circuit 116, an analog-to-digital converter The non-destructive sense nodes 152A-D, the CMOS 
( m c )  118, and a digital signal Processor (Dsp) 120. amplifiers 158A-D, and the averaging circuits 160A-D 
components Provide noise reduction and image Processing 3o together provide parallel channels for converting the charge 
capability on the hybrid imaging chip 100. The CMOS collected in each of the lines 154A-D of the CCD array 156. 
that controls the transfer of charge from the pixels 115A-L charge at a rate much higher than that required in scientific 
COnventional CCD imaging device, the timing and control 35 require transferring data from a 128x128 array to the signal 
circuitry is often formed on a separate chip. processing circuitry at an effective rate of 10 frames per 
In some implementations, the CCD and CMOS compo- second, or 1.28 kHz per line. A typical CCD array, however, 
nents are coupled by electrically conductive pads 124A-F can support a much higher line transfer rate, e.g., 128 kHz. 
formed on the CCD substrate 102 and the CMOS substrate Therefore, the CCD array 156 in this example can support 
106. These pads 124A-F are aligned to allow mechanical 4o 100 samples from each detector in the array 156 between 
and electrical interconnection of the substrates 102, 106. A each transfer to the digital signal processor 168. 
conventional flip-chip technique using an infrared (IR) Since the sense nodes 152A-D are non-destructive, the 
microscope and alignment marks on the CCD and CMOS charge in those nodes can be repeatedly measured. The 
substrates can be used to align the substrates. averaging circuits 160A-D connected to the CMOS ampli- 
FIG. 3 illustrates an overview of a technique for fabri- 45 fiers 158A-D average or accumulate the samples measured 
cating the hybrid imaging chip 100. The imaging array is during successive sampling periods of, for example, 100 
formed on one substrate using a conventional CCD fabri- samples. At the end of each sampling period, the averaging 
cation process, such as the buried channel and peristaltic circuits 160A-D deliver the stored charge to the high-speed 
CCD fabrication processes (step 130). Likewise, the charge- multiplexer 162. 
mode amplifier, the signal processing circuitry, and the This type of parallel charge measurement reduces readout 
timing and control circuitry are formed on another substrate noise by a factor approximately equivalent to the square root 
using a conventional CMOS fabrication process (step 132). of the number of samples taken for each pixel. For a 
Bonding pads are formed on each substrate during these 128x128 array operating at a transfer rate of 10 frames per 
fabrication processes. The fabrication processes are opti- second, readout noise is reduced from approximately 4 
mized individually to produce circuits capable of the highest 55 electrons rms to approximately 0.4 electrons rms. 
performance quality. FIG. 5 illustrates a technique for use in calibrating the 
Once the substrates have been fabricated, a bonding parallel hybrid imaging chip 150 of FIG. 4 to improve image 
material is placed on the bonding pads (step 134), and the quality. In general, this technique allows for correction of 
CMOS substrate is positioned on the CCD substrate (step column-to-column offset and gain variations that often result 
136). The two substrates are then bonded together using any 60 from minor differences in CMOS amplifier geometries. This 
of a variety of techniques (step 138). Examples of such technique is carried out in the digital signal processor 168 
techniques include conventional bump-bonding techniques. (FIG. 4) or in other processing circuitry, such as a program- 
FIG. 4 shows another structure for a hybrid CCD-CMOS mable processor, in the imaging chip or another chip. 
imaging chip 150. This imaging chip 150 includes a non- The signal processing circuitry first reads all or a portion 
destructive sense node 152A-D, implemented in this 65 of a uniform image, such as a dark current generated by 
example as a floating polysilicon gate, for each line 154A-D pixels in an optically opaque portion of the imaging field 
in the CCD array 156. These sense nodes 152A-D replace (step 180). The DSP or other processing circuitry calculates 
substrate 106 also includes timing and control circuitry 122 
in the array 104 to the high-speed serial register 112. In a 
In general, the CCD array 156 is capable of transferring 
applications, For example, a typical application might 
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an average image value in the uniform image (step 182). For 
each line in the array, a variance between the measured 
charge and the average value is calculated (step 184). The 
processing circuitry normalizes the variances (step 186). 
The normalized variances represent the amount of gain 5 
variation among the CMOS amplifiers. These normalized 
variances are stored in the look-up table described above 
(step 188). 
The processing circuitry retrieves and applies the normal- 
ized variances during normal operation of the imaging chip 10 
(step 190). In general, applying the normalized variances 
involves multiplying the values stored in the look-up table 
with the real-time measurements of corresponding pixels in 
the array. Normalizing the measured values in this manner 
eliminates the effects of gain variations among the amplifi- 1s 
ers. 
The invention has been described in terms of particular 
embodiments. Various modifications can be made without 
departing from the spirit and scope of the invention. For 
example, while the invention has been described in terms of 2o 
photon detection and imaging, it is also useful in detecting 
and imaging other types of radiation, including charged 
particles, Also, the imaging circuit often varies among 
implementations. For example, some implementations do 
not include dedicated averaging circuits for each line of the 2s 
array, but rather implement the averaging function in the 
digital signal processor 168 (FIG. 4). Likewise, other types 
of capacitively coupled detectors, such as “bucket-brigade’’ 
detectors implemented with bipolar junction transistors, can 
be used. Also, while electrical connection between the 30 
substrates is described, other forms of signal coupling, such 
embodiments are within the scope of the following claims, 
a second substrate bonded mechanically to the first sub- 
strate and having: 
for each of the lines in the array, a complementary 
metal-oxide semiconductor (CMOS) averaging cir- 
cuit coupled to the sense node and configured to 
average an amount of charge collected by each of the 
CCDs in the line at multiple sampling instants; 
for each of the lines in the array, a CMOS charge- 
converting amplifier coupled to the averaging circuit 
and configured to convert, for each of the CCDs in 
the line, the charge collected by the CCD over the 
multiple sampling instants into a voltage-mode sig- 
nal; 
a CMOS multiplexer connected to receive the voltage- 
mode signal from each charge-converting amplifier; 
CMOS image processing circuitry coupled to receive 
the voltage-mode signal from the multiplexer; and 
CMOS timing and control circuitry coupled to the 
CCDs in the array and configured to control charge 
transfer from the CCDs. 
3. A method comprising: 
detecting incoming radiation with an array of detectors 
formed on a first substrate; 
delivering a charge-mode signal generated by the detector 
array in response to the radiation from the first substrate 
to a second substrate; and 
converting the charge-mode signal into a voltage-mode 
signal, using an amplifier formed on the second sub- 
strate. 
as optical coupling, is contemplated, Accordingly, other 4. The method Of 3 9  further comprising 
charge from the detector array to the serial register on the 
first substrate. 
5 .  The method of claim 4, when delivering the charge- 
mode signal from the first substrate to the second substrate 
includes delivering the charge-mode signal from the serial 
register to a charge-mode amplifier on the second substrate. 
40 mode signal includes delivering charge from each line of 
detectors in the array to a corresponding charge-mode 
amplifier on the second substrate. 
7. The method of claim 6, further comprising delivering 
a voltage-mode signal from each charge-mode amplifier to 
8. The method of claim 6, wherein delivering charge from 
each line of detectors includes sensing charge from each line 
of detectors at a corresponding non-destructive sense node. 
9. The method of claim 3, further comprising delivering 
SO timing and control signals from the second substrate to the 
detector array, 
10. A device as in claim 1, wherein said output nodes are 
non destructive sense nodes which can be read out a plurality 
of times for the same information while retaining the same 
11. A device as in claim 10, further comprising an 
averaging circuit, receiving a plurality of values represent- 
ing the same information about the same image, and pro- 
viding an averaged version of said plurality of values. 
What is claimed is: 
1. A radiation imaging device comprising: 
a first substrate having: 
3s 
an array of charge-coupled detectors (CCDs); and 
a Output register coup1ed to the CCDs 6, The method of claim 3, wherein delivering the charge- 
in the array; and 
a second substrate bonded mechanically to the first sub- 
strate and having: 
a complementary metal-oxide semiconductor (CMOS) 
charge-converting amplifier coupled electrically to 
the serial output register to convert charge collected 45 an averaging circuit on the second substrate, 
in the CCDs into a voltage-mode signal; 
CMOS processing circuitry coupled to receive the 
voltage-mode signal from the charge-converting 
amplifier and to change Some aspect of the voltage- 
mode signal; and 
CMOS timing and control circuitry coupled electrically 
to the CCDs to control charge transfer from the 
CCDs to the charge-converting amplifier. 
2. A radiation imaging device comprising: 
a first substrate having: ss value therein. 
an array of charge-coupled detectors (CCDs) arranged 
into parallel lines; and 
for each of the lines in the array, a non-destructive 
seme node coupled to the CCDs in the line and 
configured to sense charge collected by the CCDs in 60 
the line; and * * * * *  
